

8-BIT SERIAL TO PARALLEL CONVERTER

■ GENERAL DESCRIPTION

The NJU3712 is an 8-bit serial to parallel converter especially applying to MPU outport expander. It can operate from 4.5V to 5.5V.


The effective outport assignment of MPU is available as the connection between NJU3712 and MPU using only 4 lines.

The serial data synchronizing with 5MHz or more clock can be input to the serial data input terminal and the data are output from parallel output buffer through serial in parallel out shift register and parallel data latches.

Furthermore, the NJU3712 outputs the serial data from SO terminal through the shift register. Therefore, it connects with other SIPO ICs like as NJU3711 in cascade for expanding the parallel conversion outputs.

The hysteresis input circuit realizes wide noise margin and the high drive-ability output buffer (25mA) can drive LED directly.

■ PACKAGE OUTLINE




NJU3712D

NJU3712M

■ FEATURES


- 8-Bit Serial In Parallel Out
- **Cascade Connection**
- Hysteresis Input 0.5V typ Operating Voltage 4.5 to 5.5V Maximum Operating Frequency 5MHz
- **Output Current** 25mA
- C-MOS Technology
- Package Outline **DIP16 / DMP16**

PIN CONFIGURATION



NJU3712D/M

■ BLOCK DIAGRAM



NJU3712

■ TERMINAL DESCRIPTION

No.	SYMBOL	I/O	FUNCTION		
1	P3	0			
2	P4	0	Parallel Conversion Data Output Terminals		
3	P5	0			
4	V _{SS}	-	GND		
5	P6	0			
6	P7	0	Parallel Conversion Data Output Terminals		
7	P8	0			
8	SO	0	Serial Data Output Terminal		
9	DATA	1	Serial Data Input Terminal		
10	CLK	1	Clock Signal Input Terminal		
11	STB	1	Strobe Signal Input Terminal		
12	CLR	1	Clear Signal Input Terminal		
13	V_{SS}	-	GND		
14	P1	0	Parallal Canyarajan Data Output Tarminala		
15	P2	0	Parallel Conversion Data Output Terminals		
16	V_{DD}	-	Power Supply Terminal (4.5 to 5.5V)		

■ FUNCTIONAL DESCRIPTION

(1) Reset

When the "L" level is input to the $\overline{\text{CLR}}$ terminal, all latches are reset and all of parallel conversion output are "L" level.

Normally, the CLR terminal should be "H" level.

(2) Data Transmission

In the STB terminal is "H" level and the clock signals are inputted to the CLK terminal, the serial data into the DATA terminal are shifted in the shift register synchronizing at a rising edge of the clock signal.

When the STB terminal is changed to "L" level, the data in the shift register are transferred to the latches.

Even if the STB terminal is "L" level, the input clock signal shifts the data in the shift register, therefore, the clock signal should be controlled for data order.

(3) Cascade Connection

The serial data input from DATA terminal is output from the SO terminal through internal shift register unrelated with the $\overline{\text{CLR}}$ and $\overline{\text{STB}}$ status.


Furthermore, the 4 input circuits provide a hysteresis characteristics using the schmitt trigger structure to protect the noise.

CLK	STB	CLR	OPERATION
X	Х	L	All of latches are reset (the data in the shift register is no change). All of parallel conversion outputs are "L".
f	Н	Н	The serial data into the DATA terminal are inputted to the shift register. In this stage, the data in the latch is not changed.
L H			The data in the shift register is transferred to the latch. And the data in the latch is output from the parallel conversion output terminals.
ſ	L	Н	When the clock signal is inputted into the CLK terminal in state of the STB="L" and CLR="H", the data is shifted in the shift register and latched data is also changed in accordance with the shift register.

Note 1) X: Don't care

NJU3712

■ TIMING CHART



■ ABSOLUTE MAXIMUM RATINGS

(Ta=25°C)

PARAMETER	SYMBOL	RAT	UNIT			
Supply Voltage Range	V_{DD}	-0.5	V			
Input Voltage Range	V _I	V _{SS} -0.5	V			
Output Voltage Range	Vo	V _{SS} -0.5	V			
Output Current	Io	±	mA			
Output Short Current	I _{os}	$V_0=7V$, $V_1=0V$	10 (max)	mA		
(SO Terminal) (Note 5)		V _O =0V, V _I =7V	-10 (max)			
Output Short Current	ı	V _O =7V, V _I =0V	20 (max)			
(P1~P8 Terminals) (Note 5)	I _{OSD}	V _O =0V, V _I =7V	-20 (max)	mA mA		
Power Dissipation	P _D	700 (300 (mW			
Operating Temperature Range	Topr	-25	°C			
Storage Temperature Range	Tstg	-65 [/]	°C			

Note 2) All voltage are relative to V_{SS}=0V reference.

■ DC ELECTRICAL CHARACTERISTICS

(V_{DD}=4.5~5.5V, V_{SS}=0V, Ta=25°C, unless otherwise noted)

PARAMETER	SYMBOL	CONDITION			MIN	TYP	MAX	UNIT
Operating Voltage	V_{DD}			4.5	-	5.5	V	
Operating Current	I _{DDS}	$V_{IH}=V_{DD}, V_{IL}=V_{SS}$			-	-	0.1	mA
High-level Output Voltage	V_{OH}	I _{OH} =-0.4mA		so	4.0	-	V_{DD}	V
Low-level Output Voltage	V_{OL}	I _{OL} =+3.2mA		Terminal	V_{SS}	-	0.4	V
High-level Input Voltage	V _{IH}				0.7V _{DD}	-	V_{DD}	V
Low-level Input Voltage	V_{IL}				V_{SS}	-	$0.3V_{DD}$	V
Input Leakage Current	ILI	V _I =0~V _{DD}			-10	-	10	μA
	V _{OHD}	V _{DD} =5V	I _{OH} =-25mA	P1~P8 Terminals	V _{DD} -1.5	-	V_{DD}	V
High-level Output Voltage (Note 6)			I _{OH} =-15mA		V _{DD} -1.0	-	V_{DD}	
			I _{OH} =-10mA		V_{DD} -0.5	-	V_{DD}	
	V_{OLD}	V _{DD} =5V	I _{OL} =+25mA	P1~P8 Terminals	V_{SS}	-	1.5	V
Low-level Output Voltage (Note 6)			I _{OL} =+15mA		V_{SS}	-	0.8	
,			I _{OL} =+10mA		V_{SS}	-	0.4	

Note 6) Specified value represent output current per pin. When use, total current consideration and less than power dissipation in rating operation should be required.

Note 3) Do not exceed the absolute maximum ratings, otherwise the stress may cause a permanent damage to the IC. It is also recommended that the IC be used in the range specified in the DC electrical characteristics, or the electrical stress may cause malfunctions and impact on the reliability.

Note 4) To stabilize the IC operation, place decoupling capacitor between V_{DD} and V_{SS} .


Note 5) V_{DD}=7V, V_{SS}=0V, less than 1 second per pin.

■ SWITCHING CHARACTERISTICS


(V_{DD}=4.5~5.5V, V_{SS}=0V, Ta=25°C, unless otherwise noted) PARAMETER SYMBOL CONDITION MIN TYP MAX UNIT DATA-CLK 20 Set-Up Time t_{SD} ns Hold Time **CLK-DATA** 20 - t_{HD} ns STB-CLK Set-Up Time 30 $t_{\text{SSTB}} \\$ ns CLK-STB Hold Time 30 ns t_{HSTB} CLK-SO 70 $t_{pd O}$ ns CLK-P1~P8 100 $t_{\text{pd PCK}}$ ns **Output Delay Time** STB-P1~P8 80 $t_{pd\;PSTB}$ ns CLR-P1~P8 80 $t_{pd\ PCLR}$ ns Maximum Operating Frequency 5 MHz f_{MAX}

Note 7) C_{OUT}=50pF


■ SWITCHING CHARACTERISTICS TEST WAVEFORM



APPLICATION CIRCUIT (1)



APPLICATION CIRCUIT (2) (Combined with NJU3711)



[CAUTION]
The specifications on this databook are only given for information , without any guarantee as regards either mistakes or omissions. The application circuits in this databook are described only to show representative usages of the product and not intended for the guarantee or permission of any right including the industrial rights.