

# 32-bit ARM-Based Microcontrollers

# SAM D21EL / SAM D21GL Summary

# Introduction

The SAM D21L is a series of low-power microcontrollers using the 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ processor, and ranging from 32- to 48-pins with up to 64KB Flash and 8KB of SRAM. The SAM D21L devices operate at a maximum frequency of 48MHz and reach 2.46 CoreMark<sup>®</sup>/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

# Features

- Processor
  - ARM Cortex-M0+ CPU running at up to 48MHz
    - Single-cycle hardware multiplier
    - Micro Trace Buffer (MTB)
- Memories
  - 32/64KB in-system self-programmable Flash
  - 4/8KB SRAM Memory
- System
  - Power-on reset (POR) and brown-out detection (BOD)
  - Internal and external clock options with 48MHz Digital Frequency Locked Loop (DFLL48M) and 48MHz to 96MHz Fractional Digital Phase Locked Loop (FDPLL96M)
  - External Interrupt Controller (EIC)
  - 16 external interrupts
  - One non-maskable interrupt
  - Two-pin Serial Wire Debug (SWD) programming, test and debugging interface
- Low Power
  - Idle and standby sleep modes
  - SleepWalking peripherals
- Peripherals
  - 12-channel Direct Memory Access Controller (DMAC)
  - 12-channel Event System
  - Up to five 16-bit Timer/Counters (TC), configurable as either:
    - One 16-bit TC with two compare/capture channels
    - One 8-bit TC with two compare/capture channels
    - One 32-bit TC with two compare/capture channels, by using two TCs
  - Three 24-bit Timer/Counters for Control (TCC), with extended functions:

- Up to four compare channels with optional complementary output
- · Generation of synchronized pulse width modulation (PWM) pattern across port pins
- Deterministic fault protection, fast decay and configurable dead-time between complementary output
- Dithering that increase resolution with up to 5 bit and reduce quantization error
- 32-bit Real Time Counter (RTC) with clock/calendar function
- Watchdog Timer (WDT)
- CRC-32 generator
- Up to six Serial Communication Interfaces (SERCOM), each configurable to operate as either:
  - USART with full-duplex and single-wire half-duplex configuration
  - I<sup>2</sup>C up to 3.4MHz
  - SPI
  - LIN slave
- One 12-bit, 350ksps Analog-to-Digital Converter (ADC) with up to 18 channels
  - Differential and single-ended input
  - 1/2x to 16x programmable gain stage
  - Automatic offset and gain error compensation
  - Oversampling and decimation in hardware to support 13-, 14-, 15- or 16-bit resolution
- 10-bit, 350ksps Digital-to-Analog Converter (DAC)
- Four Analog Comparators (AC) with window compare function
- I/O
  - Up to 38 programmable I/O pins
- Packages
  - 48-pin TQFP, QFN
  - 32-pin QFN
- Operating Voltage
  - 1.62V 3.63V

# **Table of Contents**

Inti	oduction	1		
Fea	tures	1		
1.	Description	5		
2.	Configuration Summary	6		
3.	Ordering Information 3.1. SAM D21ExL 3.2. SAM D21GxL 3.3. Device Identification	7 7		
4.	Block Diagram	9		
5.	Pinout 5.1. SAM D21GxL 5.2. SAM D21ExL	10 11		
6.	Product Mapping	. 12		
7.	Processor And Architecture.         7.1. Cortex M0+ Processor.         7.2. Nested Vector Interrupt Controller.         7.3. Micro Trace Buffer.         7.4. High-Speed Bus System.         7.5. AHB-APB Bridge.         7.6. PAC - Peripheral Access Controller.	13 14 16 17 18 19		
8.	Packaging Information			
	8.1.       Thermal Considerations	30		
Th	Microchip Web Site	. 35		
Cu	stomer Change Notification Service	35		
Cu	stomer Support	. 35		
Pro	duct Identification System	.35		
Mic	Microchip Devices Code Protection Feature			
Le	al Notice	36		
Tra	demarks	. 37		

Quality Management System Certified by DNV	37
Worldwide Sales and Service	38

## 1. Description

The SAM D21L is a series of low-power microcontrollers using the 32-bit ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ processor, and offered in 32- and 48-pin packages with up to 64KB Flash and 8KB of SRAM. The SAM D21L operate at a maximum frequency of 48MHz and reach 2.46 CoreMark/MHz. They are designed for simple and intuitive migration with identical peripheral modules, hex compatible code, identical linear address map and pin compatible migration paths between all devices in the product series. All devices include intelligent and flexible peripherals, Event System for inter-peripheral signaling, and support for capacitive touch button, slider and wheel user interfaces.

The SAM D21L microcontrollers provide the following features: In-system programmable Flash, twelvechannel direct memory access (DMA) controller, 12 channel Event System, programmable interrupt controller, up to 52 programmable I/O pins, 32-bit real-time clock and calendar, up to five 16-bit Timer/ Counters (TC) and three 24-bit Timer/Counters for Control (TCC), where each TC can be configured to perform frequency and waveform generation, accurate program execution timing or input capture with time and frequency measurement of digital signals. The TCs can operate in 8- or 16-bit mode, selected TCs can be cascaded to form a 32-bit TC, and three timer/counters have extended functions optimized for motor, lighting and other control applications. The series provide up to six Serial Communication Modules (SERCOM) that each can be configured to act as an USART, UART, SPI, I<sup>2</sup>C up to 3.4MHz, SMBus, PMBus, and LIN slave; up to eighteen-channel 350ksps 12-bit ADC with programmable gain and optional oversampling and decimation supporting up to 16-bit resolution, one 10-bit 350ksps DAC, four analog comparators with window mode; programmable Watchdog Timer, brown-out detector and poweron reset and two-pin Serial Wire Debug (SWD) program and debug interface.

All devices have accurate and low-power external and internal oscillators. All oscillators can be used as a source for the system clock. Different clock domains can be independently configured to run at different frequencies, enabling power saving by running each peripheral at its optimal clock frequency, and thus maintaining a high CPU frequency while reducing power consumption.

The SAM D21L microcontrollers have two software-selectable sleep modes, idle and standby. In idle mode the CPU is stopped while all other functions can be kept running. In standby all clocks and functions are stopped expect those selected to continue running. The device supports SleepWalking. This feature allows the peripheral to wake up from sleep based on predefined conditions, and thus allows the CPU to wake up only when needed, e.g. when a threshold is crossed or a result is ready. The Event System supports synchronous and asynchronous events, allowing peripherals to receive, react to and send events even in standby mode.


The Flash program memory can be reprogrammed in-system through the SWD interface. The same interface can be used for non-intrusive on-chip debug of application code. A boot loader running in the device can use any communication interface to download and upgrade the application program in the Flash memory.

The SAM D21L microcontrollers are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers and evaluation kits.

# 2. Configuration Summary

Pins4832General Purpose I/O-pins (GPIOs)3826Flash64KB64/32KBFlash64KB64/32KBSRAM8KB8/4KBTimer Counter (TC) instances53Waveform output channels per TC instance22Timer Counter for Control (TCC) instances33Waveform output channels per TC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances61Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequency0.4-32MHz values/cillator (XOSC) 322/18MHz interma-tillor (XOSC) 322/18MHz interma-tillor (SOCULP32K) 32KHz uttra-low-power inter-tillor (SOCULP32K) 32KHz uttra-low-power inter-tillor (SOCULP32K) 32KHz uttra-low-power inter-tillor (SOCULP32K) 32KHz uttra-low-power inter-tillor (SOCULP32K) 32KHz ligh-faccuracy inter-tillor (SOCULP32K) 48MHz Digital Frequency-tillor (OSCBM) 48MHz Digital Frequence-tillor (SOCULP32K) 48MHz bigh-faccuracy inter-tillor (SOCULP32K)		SAM D21G16L	SAM D21ExL
Flash64KB64/32KBSRAM8KB8/4KBTimer Counter (TC) instances53Waveform output channels per TC instance22Timer Counter for Control (TCC) instances33Waveform output channels per TCC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11RTC alarms11RTC alarms1616Kaximum CPU frequency0ne 32-bit value or two 16-bit values0ne 32-bit value or two 16-bit valuesPackagesQFNQFN TQFPOscillators0.4-32MHz cryster-scillator (XOSC) 32.768KHz internal-oscillator (QSC32K) 32KHz ultra-low-power inter-al oscillator (QSC0LP32K) 8MHz high-accuracy inter-al oscillator (QSC0LP32K) 8MHz high-accuracy inter-al oscillator (QSC0LP32K) 96MHz Fractional Digital Frequency-tocked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	Pins	48	32
SRAM8KB8/4KBTimer Counter (TC) instances53Waveform output channels per TC instance22Timer Counter for Control (TCC) instances33Waveform output channels per TCC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TOFPQFN TOFPOscillators0.4-32MHz crystat voscillator (OSC3LK) 32/768KHz interrust oscillator (OSC3LK) 32KHz uttra-low-power int-ToSCIllator (OSC3LK) 32KHz uttra-low-power int-ToSCIllator (OSC3LK) 32KHz uttra-low-power int-ToSCIllator (OSC4LP32K) 48MHz Digital Frequency-tocked Loop (PCPLL96M) 96MHz Fractional Digital Frequency12Event System channels1212SW Debug InterfaceYesYes	General Purpose I/O-pins (GPIOs)	38	26
Timer Counter (TC) instances53Waveform output channels per TC instances33Waveform output channels per TCC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels111Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TQFPQFN TQFPOscillators0.4-32MHz cryst=Uillator (OSC32K) 32/T68Hz intern=Uillator (OSC32K) 32KHz ultra-low-power inter-Uillator (OSC30K) 48HHz Digital Frequency-Ucked Loop (FDPLL96M) 96Hz Erractional Digital Prequency12Event System channels1212SW Debug InterfaceYesYes	Flash	64KB	64/32KB
Waveform output channels per TC instance22Timer Counter for Control (TCC) instances33Waveform output channels per TCC $8/4/2$ $6/4/2$ DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TQFPOscillators0.4-32MHz cryst-uscillator (XOSC) 32.768kHz intermal-scillator (OSC32K) 32KHz ultra-low-power intermal-scillator (OSC3M) 48MHz Digital Frequency-uscellator (OSC3M) 48MHz Digital Frequency-uscellator (OSC4M) 48MHz Digital Frequency-uscel Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	SRAM	8KB	8/4KB
Timer Counter for Control (TCC) instances33Waveform output channels per TCC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TQFPQFN TQFPOscillators0.4-32MHz crystultor (XOSC) 32.768KHz internat- scillator (XOSC) 32.768KHz internat- scillator (OSC34K) 32KHz ultra-low-power inter-to scillator (OSC34K) 32KHz ultra-low-power inter-to scillator (OSC8M) 48MHz Digital Frequency-tocked Loop (DFLL48M) 96MHz Fractional Digital Prequency12Event System channels1212SW Debug InterfaceYesYes	Timer Counter (TC) instances	5	3
Waveform output channels per TCC8/4/26/4/2DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TQFPQFN TQFPOscillators0.4-32MHz crystalscillator (XOSC) 32.768KHz internal oscillator (OSC32K) 32KHz ultra-low-power int=rual oscillator (OSC32K) 32KHz ultra-low-power int=rual oscillator (OSC4M) 48MHz Digital Prequencyscillator (OSC4M) 48MHz Digital PrequencyEvent System channels1212SW Debug InterfaceYesYes	Waveform output channels per TC instance	2	2
DMA channels1212Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFN TQFPQFN TQFPOscillators0.4-32MHz crystl-scillator (OSC32K) 32/KHz ultra-low-power interrul oscillator (OSC32K)) 32KHz ultra-low-power interrul oscillator (OSC32K)) 8MHz high-accuracy interrul oscillator (OSC4M) 48MHz Digital Frequency-tocked Loop (FDPLL96M) 96MHz Fractional Digital Prequency-tocked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	Timer Counter for Control (TCC) instances	3	3
Serial Communication Interface (SERCOM) instances64Analog-to-Digital Converter (ADC) channels1814Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFNQFN TQFPOscillators0.4-32MHz cryst=vocillator (XOSC) 32.768KHz internal-oscillator (OSC32K) 32KHz ultra-low-power inter	Waveform output channels per TCC	8/4/2	6/4/2
instances         instances         instances           Analog-to-Digital Converter (ADC) channels         18         14           Analog Comparators (AC)         4         4           Digital-to-Analog Converter (DAC) channels         1         1           Real-Time Counter (RTC)         Yes         Yes           RTC alarms         1         1           RTC compare values         One 32-bit value or two 16-bit values         One 32-bit value or two 16-bit values           External Interrupt lines         16         16           Maximum CPU frequency         QFN         QFN TQFP           Packages         0.4-32MHz crysta         TQFP           Oscillators         0.4-32MHz crysta         S2/F184 tinterma- scillator (OSC32K) 32KHz uttra-low-power intermal oscillator (OSC32K) 32KHz utra-low-power intermal oscillator (OSC30K) 8MHz high-accuracy intermal oscillator (OSC80M) 48MHz Digital Frequency         S2/F144 tintermal oscillator (OSC80M) 48MHz Digital Frequency           Event System channels         12         12           SW Debug Interface         Yes         Yes	DMA channels	12	12
Analog Comparators (AC)44Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFNQFN TQFPOscillators0.4-32MHz crystaScillator (XOSC) 32.768KHz internal oscillator (XOSC) 32.768KHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSC32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency b6MHz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes		6	4
Digital-to-Analog Converter (DAC) channels11Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequency $48MHz$ PackagesQFNQFN TQFPOscillators0.4-32MHz crystaoscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSC48M) 48MHz Digital Frequency locked Loop (DFLL48M) 96MHz Fractional Digital Phaset Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	Analog-to-Digital Converter (ADC) channels	18	14
Real-Time Counter (RTC)YesYesRTC alarms11RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyQFNQFNPackagesQFNQFN TQFPOscillators0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSC48M) 48MHz high-accuracy internal oscillator (OSC8M) 48MHz bigital Frequency Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	Analog Comparators (AC)	4	4
RTC alarms1RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequencyCRNQFNPackagesQFNQFN TQFPOscillators0.4-32MHz crystureS2.768kHz internal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power inter-al oscillator (OSC0LP32K) 8MHz high-accuracy inter-al oscillator (OSC0LP32K) 8MHz high-accuracy inter-al oscillator (OSC0LP32K) 96MHz Fractional Digital FrequencyEvent System channels1212SW Debug InterfaceYesYes	Digital-to-Analog Converter (DAC) channels	1	1
RTC compare valuesOne 32-bit value or two 16-bit valuesOne 32-bit value or two 16-bit valuesExternal Interrupt lines1616Maximum CPU frequency	Real-Time Counter (RTC)	Yes	Yes
two 16-bit valuestwo 16-bit valuesExternal Interrupt lines16Maximum CPU frequencyCACA38PackagesQFNQFNQFNTQFPTQFPOscillators0.4-32MHz crystation (XOSC)S2.768kHz internal scillator (XOSC)32.768kHz internal scillator (OSC32K)32KHz ultra-low-power internal oscillator (OSC32K)32KHz ultra-low-power internal oscillator (OSC40LP32K)8MHz high-accuracy internal oscillator (OSC40LP32K)96MHz Fractional Digital Frequency Coked Loop (DFLL48M)96MHz Fractional Digital FrequencyEvent System channels12SW Debug InterfaceYes	RTC alarms	1	1
External Interrupt lines16Maximum CPU frequencyCRPackagesQFNQFNQFNTQFPTQFPOscillators0.4-32MHz crystal	RTC compare values	One 32-bit value or	One 32-bit value or
Maximum CPU frequency48PackagesQFNQFN TQFPOscillators0.4-32MHz crystalscillator (XOSC) 32.768kHz internalscillator (OSC32K) 32KHz ultra-low-power internalOscillators32.768kHz internalscillator (OSC32K) 32KHz ultra-low-power internalSevent System channels1212SW Debug InterfaceYesYes		two 16-bit values	two 16-bit values
PackagesQFNQFN TQFPOscillators0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 960Htz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	External Interrupt lines	16	16
TQFPOscillators0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSC32K) 8MHz high-accuracy internal oscillator (OSC000000000000000000000000000000000000	Maximum CPU frequency	481	MHz
Oscillators0.4-32MHz crystal oscillator (XOSC) 32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phase Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes	Packages	QFN	QFN
32.768kHz internal oscillator (OSC32K) 32KHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels12SW Debug InterfaceYes			TQFP
32KHz ultra-low-power internal oscillator (OSCULP32K) 8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels12SW Debug InterfaceYes	Oscillators	0.4-32MHz crysta	l oscillator (XOSC)
8MHz high-accuracy internal oscillator (OSC8M) 48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes		32.768kHz internal	oscillator (OSC32K)
48MHz Digital Frequency Locked Loop (DFLL48M) 96MHz Fractional Digital Phased Locked Loop (FDPLL96M)Event System channels1212SW Debug InterfaceYesYes		32KHz ultra-low-power inter	rnal oscillator (OSCULP32K)
SW Debug Interface96MHz Fractional Digital Phased Locked Loop (FDPLL96M)121212121212		8MHz high-accuracy int	ernal oscillator (OSC8M)
Event System channels1212SW Debug InterfaceYesYes		48MHz Digital Frequency	v Locked Loop (DFLL48M)
SW Debug Interface Yes Yes		96MHz Fractional Digital Phased Locked Loop (FDP	
	Event System channels	12	12
Watchdog Timer (WDT) Yes Yes	SW Debug Interface	Yes	Yes
	Watchdog Timer (WDT)	Yes	Yes

## 3. Ordering Information



A = Default Variant

L = Pinout optimized for analog and PWM

### 3.1 SAM D21ExL

Ordering Code	FLASH (bytes)	SRAM (bytes)	Temperature Range	Package	Carrier Type
ATSAMD21E15L-MNT	32K	4K	105°C	QFN32	Tape & Reel
ATSAMD21E15L-MFT	32K	4K	125°C	QFN32	Tape & Reel
ATSAMD21E15L-AFT	32K	4K	125°C	TQFP32	Tape & Reel
ATSAMD21E16L-MNT	64K	8K	105°C	QFN32	Tape & Reel
ATSAMD21E16L-MFT	64K	8K	125°C	QFN32	Tape & Reel
ATSAMD21E16L-AFT	64K	8K	125°C	TQFP32	Tape & Reel

### 3.2 SAM D21GxL

Ordering Code	FLASH (bytes)	SRAM (bytes)	Temperature Range	Package	Carrier Type
ATSAMD21G16L-MUT	64K	8К	85°C	QFN48	Tape & Reel
ATSAMD21G16L-MNT	64K	8К	105°C	QFN48	Tape & Reel

### 3.3 Device Identification


The DSU - Device Service Unit peripheral provides the Device Selection bits in the Device Identification register (DID.DEVSEL) in order to identify the device by software. The SAM D21L variants have a reset value of DID=0x1001drxx, with the LSB identifying the die number ('d'), the die revision ('r') and the device selection ('xx').

#### Table 3-1. SAM D21L Device Identification Values

Device Variant	DID.DEVSEL	Device ID (DID)
Reserved	0x00 - 0x61	
SAMD21E16L	0x62	0x1001143E
SAMD21E15L	0x63	0x1001143F
Reserved	0x64 - 0x86	
SAMD21G16L	0x87	0x10011457
Reserved	0x88 - 0xFF	

**Note:** The device variant (last letter of the ordering number) is independent of the die revision (DSU.DID.REVISION): The device variant denotes functional differences, whereas the die revision marks evolution of the die. The device variant denotes functional differences, whereas the die revision marks evolution of the die.

## 4. Block Diagram



- 1. Some products have different number of SERCOM instances, Timer/Counter instances and ADC signals. Refer to the Configuration Summary.
- 2. The three TCC instances have different configurations, including the number of Waveform Output (WO) lines. Refer to the TCC Configurations for details.


#### **Related Links**

Configuration Summary

## 5. Pinout


### 5.1 SAM D21GxL

5.1.1 QFN48




### 5.2 SAM D21ExL

#### 5.2.1 QFN32 / TQFP32



# 6. Product Mapping

Figure 6-1. SAM D21L Product Mapping



AHB-APB Bridge C			
0x42000000	PAC2		
0x42000400	EVSYS		
0x42000800	SERCOM0		
0x42000C00	SERCOM1		
0x42001000	SERCOM2		
0x42001400	SERCOM3		
0x42001800	SERCOM4(1)		
0x42001C00	SERCOM5(1)		
0x42002000	TCC0		
0x42002400	TCC1		
0x42002800	TCC2		
0x42002C00	TC3		
0x42003000	TC4		
0x42003400	TC5		
0x42003800	TC6 <sup>(1)</sup>		
0x42003C00	<b>TC7</b> <sup>(1)</sup>		
0x42004000	ADC		
0x42004400	AC		
0x42004800	DAC		
0x42004C00 0x42005000	Reserved		
0x42005000	Reserved		
0x42005400	AC1		
0x42FFFFFF	Reserved		

This figure represents the full configuration of the SAM D21L with maximum flash and SRAM capabilities and a full set of peripherals. Refer to the configuration summary for details.

# 7. Processor And Architecture

### 7.1 Cortex M0+ Processor

The SAM D21L implements the ARM<sup>®</sup> Cortex<sup>®</sup>-M0+ processor, based on the ARMv6 Architecture and Thumb<sup>®</sup>-2 ISA. The Cortex M0+ is 100% instruction set compatible with its predecessor, the Cortex-M0 core, and upward compatible to Cortex-M3 and M4 cores. The ARM Cortex-M0+ implemented is revision r0p1. For more information refer to http://www.arm.com.

#### 7.1.1 Cortex M0+ Configuration Table 7-1. Cortex M0+ Configuration

Features	Configurable option	Device configuration
Interrupts	External interrupts 0-32	28
Data endianness	Little-endian or big-endian	Little-endian
SysTick timer	Present or absent	Present
Number of watchpoint comparators	0, 1, 2	2
Number of breakpoint comparators	0, 1, 2, 3, 4	4
Halting debug support	Present or absent	Present
Multiplier	Fast or small	Fast (single cycle)
Single-cycle I/O port	Present or absent	Present
Wake-up interrupt controller	Supported or not supported	Not supported
Vector Table Offset Register	Present or absent	Present
Unprivileged/Privileged support	Present or absent	Absent <sup>(1)</sup>
Memory Protection Unit	Not present or 8-region	Not present
Reset all registers	Present or absent	Absent
Instruction fetch width	16-bit only or mostly 32-bit	32-bit

#### Note:

1. All software run in privileged mode only.

The ARM Cortex-M0+ core has two bus interfaces:

- Single 32-bit AMBA-3 AHB-Lite system interface that provides connections to peripherals and all system memory, which includes flash and RAM.
- Single 32-bit I/O port bus interfacing to the PORT with 1-cycle loads and stores.

### 7.1.2 Cortex-M0+ Peripherals

- System Control Space (SCS)
  - The processor provides debug through registers in the SCS. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- System Timer (SysTick)

- The System Timer is a 24-bit timer that extends the functionality of both the processor and the NVIC. Refer to the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- Nested Vectored Interrupt Controller (NVIC)
  - External interrupt signals connect to the NVIC, and the NVIC prioritizes the interrupts. Software can set the priority of each interrupt. The NVIC and the Cortex-M0+ processor core are closely coupled, providing low latency interrupt processing and efficient processing of late arriving interrupts. Refer to Nested Vector Interrupt Controller and the Cortex-M0+ Technical Reference Manual for details (www.arm.com).
- System Control Block (SCB)
  - The System Control Block provides system implementation information, and system control. This includes configuration, control, and reporting of the system exceptions. Refer to the Cortex-M0+ Devices Generic User Guide for details (www.arm.com).
- Micro Trace Buffer (MTB)
  - The CoreSight MTB-M0+ (MTB) provides a simple execution trace capability to the Cortex-M0+ processor. Refer to section Micro Trace Buffer and the CoreSight MTB-M0+ Technical Reference Manual for details (www.arm.com).

#### 7.1.3 Cortex-M0+ Address Map

#### Table 7-2. Cortex-M0+ Address Map

Address	Peripheral
0xE000E000	System Control Space (SCS)
0xE000E010	System Timer (SysTick)
0xE000E100	Nested Vectored Interrupt Controller (NVIC)
0xE000ED00	System Control Block (SCB)
0x41006000 (see also Product Mapping)	Micro Trace Buffer (MTB)

#### 7.1.4 I/O Interface

#### 7.1.4.1 Overview

Because accesses to the AMBA<sup>®</sup> AHB-Lite<sup>™</sup> and the single cycle I/O interface can be made concurrently, the Cortex-M0+ processor can fetch the next instructions while accessing the I/Os. This enables single cycle I/O accesses to be sustained for as long as needed. Refer to *CPU Local Bus* for more information.

#### 7.1.4.2 Description

Direct access to PORT registers.

### 7.2 Nested Vector Interrupt Controller

#### 7.2.1 Overview

The Nested Vectored Interrupt Controller (NVIC) in the SAM D21L supports 32 interrupt lines with four different priority levels. For more details, refer to the Cortex-M0+ Technical Reference Manual (www.arm.com).

#### 7.2.2 Interrupt Line Mapping

Each of the 28 interrupt lines is connected to one peripheral instance, as shown in the table below. Each peripheral can have one or more interrupt flags, located in the peripheral's Interrupt Flag Status and Clear

(INTFLAG) register. The interrupt flag is set when the interrupt condition occurs. Each interrupt in the peripheral can be individually enabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Set (INTENSET) register, and disabled by writing a one to the corresponding bit in the peripheral's Interrupt Enable Clear (INTENCLR) register. An interrupt request is generated from the peripheral when the interrupt flag is set and the corresponding interrupt is enabled. The interrupt requests for one peripheral are ORed together on system level, generating one interrupt request for each peripheral. An interrupt request will set the corresponding interrupt pending bit in the NVIC interrupt pending registers (SETPEND/CLRPEND bits in ISPR/ICPR). For the NVIC to activate the interrupt, it must be enabled in the NVIC interrupt enable register (SETENA/CLRENA bits in ISER/ICER). The NVIC interrupt priority registers IPR0-IPR7 provide a priority field for each interrupt.

Peripheral Source	NVIC Line
EIC NMI – External Interrupt Controller	NMI
PM – Power Manager	0
SYSCTRL – System Control	1
WDT – Watchdog Timer	2
RTC – Real Time Counter	3
EIC – External Interrupt Controller	4
NVMCTRL – Non-Volatile Memory Controller	5
DMAC - Direct Memory Access Controller	6
Reserved	7
EVSYS – Event System	8
SERCOM0 – Serial Communication Interface 0	9
SERCOM1 – Serial Communication Interface 1	10
SERCOM2 – Serial Communication Interface 2	11
SERCOM3 – Serial Communication Interface 3	12
SERCOM4 – Serial Communication Interface 4	13
SERCOM5 – Serial Communication Interface 5	14
TCC0 – Timer Counter for Control 0	15
TCC1 – Timer Counter for Control 1	16
TCC2 – Timer Counter for Control 2	17
TC3 – Timer Counter 3	18
TC4 – Timer Counter 4	19
TC5 – Timer Counter 5	20
TC6 – Timer Counter 6	21
TC7 – Timer Counter 7	22
ADC – Analog-to-Digital Converter	23

#### Table 7-3. Interrupt Line Mapping

# 32-bit ARM-Based Microcontrollers

Peripheral Source	NVIC Line
AC – Analog Comparator	24
DAC – Digital-to-Analog Converter	25
Reserved	26
Reserved	27

### 7.3 Micro Trace Buffer

#### 7.3.1 Features

- Program flow tracing for the Cortex-M0+ processor
- MTB SRAM can be used for both trace and general purpose storage by the processor
- The position and size of the trace buffer in SRAM is configurable by software
- CoreSight compliant

#### 7.3.2 Overview

When enabled, the MTB records changes in program flow, reported by the Cortex-M0+ processor over the execution trace interface shared between the Cortex-M0+ processor and the CoreSight MTB-M0+. This information is stored as trace packets in the SRAM by the MTB. An off-chip debugger can extract the trace information using the Debug Access Port to read the trace information from the SRAM. The debugger can then reconstruct the program flow from this information.

The MTB simultaneously stores trace information into the SRAM, and gives the processor access to the SRAM. The MTB ensures that trace write accesses have priority over processor accesses.

The execution trace packet consists of a pair of 32-bit words that the MTB generates when it detects the processor PC value changes non-sequentially. A non-sequential PC change can occur during branch instructions or during exception entry. See the CoreSight MTB-M0+ Technical Reference Manual for more details on the MTB execution trace packet format.

Tracing is enabled when the MASTER.EN bit in the Master Trace Control Register is 1. There are various ways to set the bit to 1 to start tracing, or to 0 to stop tracing. See the CoreSight Cortex-M0+ Technical Reference Manual for more details on the Trace start and stop and for a detailed description of the MTB's MASTER register. The MTB can be programmed to stop tracing automatically when the memory fills to a specified watermark level or to start or stop tracing by writing directly to the MASTER.EN bit. If the watermark mechanism is not being used and the trace buffer overflows, then the buffer wraps around overwriting previous trace packets.

The base address of the MTB registers is 0x41006000; this address is also written in the CoreSight ROM Table. The offset of each register from the base address is fixed and as defined by the CoreSight MTB-M0+ Technical Reference Manual. The MTB has 4 programmable registers to control the behavior of the trace features:

- POSITION: Contains the trace write pointer and the wrap bit,
- MASTER: Contains the main trace enable bit and other trace control fields,
- FLOW: Contains the WATERMARK address and the AUTOSTOP and AUTOHALT control bits,
- BASE: Indicates where the SRAM is located in the processor memory map. This register is provided to enable auto discovery of the MTB SRAM location, by a debug agent.

See the CoreSight MTB-M0+ Technical Reference Manual for a detailed description of these registers.

### 7.4 High-Speed Bus System

#### 7.4.1 Features

High-Speed Bus Matrix has the following features:

- Symmetric crossbar bus switch implementation
- Allows concurrent accesses from different masters to different slaves
- 32-bit data bus
- Operation at a one-to-one clock frequency with the bus masters

#### 7.4.2 Configuration

#### Table 7-4. Bus Matrix Masters

Bus Matrix Masters	Master ID
CM0+ - Cortex M0+ Processor	0
DSU - Device Service Unit	1

#### Table 7-5. Bus Matrix Slaves

Bus Matrix Slaves	Slave ID
Internal Flash Memory	0
AHB-APB Bridge A	1
AHB-APB Bridge B	2
AHB-APB Bridge C	3

#### 7.4.3 SRAM Quality of Service

To ensure that masters with latency requirements get sufficient priority when accessing RAM, the different masters can be configured to have a given priority for different type of access.

The Quality of Service (QoS) level is independently selected for each master accessing the RAM. For any access to the RAM the RAM also receives the QoS level. The QoS levels and their corresponding bit values for the QoS level configuration is shown in Table. Quality of Service.

Value	Name	Description
00	DISABLE	Background (no sensitive operation)
01	LOW	Sensitive Bandwidth
10	MEDIUM	Sensitive Latency
11	HIGH	Critical Latency

#### Table 7-6. Quality of Service

If a master is configured with QoS level 0x00 or 0x01 there will be minimum one cycle latency for the RAM access.

The priority order for concurrent accesses are decided by two factors. First the QoS level for the master and then a static priority given by table nn-mm (table: SRAM port connection) where the lowest port ID has the highest static priority.

The MTB has fixed QoS level 3 and the DSU has fixed QoS level 1.

The CPU QoS level can be written/read at address 0x41007110, bits [1:0]. Its reset value is 0x0.

Refer to different master QOSCTRL registers for configuring QoS for the other master (DMAC).

### 7.5 AHB-APB Bridge

The AHB-APB bridge is an AHB slave, providing an interface between the high-speed AHB domain and the low-power APB domain. It is used to provide access to the programmable control registers of peripherals.


AHB-APB bridge is based on AMBA APB Protocol Specification V2.0 (ref. as APB4) including:

- Wait state support
- Error reporting
- Transaction protection
- Sparse data transfer (byte, half-word and word)

Additional enhancements:

- Address and data cycles merged into a single cycle
- Sparse data transfer also apply to read access


to operate the AHB-APB bridge, the clock (CLK\_HPBx\_AHB) must be enabled. See *PM* – *Power Manager* for details.



#### Figure 7-1. APB Write Access.

Τ5

# 32-bit ARM-Based Microcontrollers



**Product Mapping** 

### 7.6 PAC - Peripheral Access Controller

#### 7.6.1 Overview

There is one PAC associated with each AHB-APB bridge. The PAC can provide write protection for registers of each peripheral connected on the same bridge.

The PAC peripheral bus clock (CLK\_PACx\_APB) can be enabled and disabled in the Power Manager. CLK\_PAC0\_APB and CLK\_PAC1\_APB are enabled are reset. CLK\_PAC2\_APB is disabled at reset. Refer to *PM* – *Power Manager* for details. The PAC will continue to operate in any sleep mode where the selected clock source is running. Write-protection does not apply for debugger access. When the debugger makes an access to a peripheral, write-protection is ignored so that the debugger can update the register.

Write-protect registers allow the user to disable a selected peripheral's write-protection without doing a read-modify-write operation. These registers are mapped into two I/O memory locations, one for clearing and one for setting the register bits. Writing a one to a bit in the Write Protect Clear register (WPCLR) will clear the corresponding bit in both registers (WPCLR and WPSET) and disable the write-protection for the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding bit in both registers (WPCLR and WPSET) and enable the write-protection for the corresponding peripheral. Both registers (WPCLR and WPSET) will return the same value when read.

If a peripheral is write-protected, and if a write access is performed, data will not be written, and the peripheral will return an access error (CPU exception).

The PAC also offers a safety feature for correct program execution, with a CPU exception generated on double write-protection or double unprotection of a peripheral. If a peripheral n is write-protected and a write to one in WPSET[n] is detected, the PAC returns an error. This can be used to ensure that the application follows the intended program flow by always following a write-protect with an unprotect, and vice versa. However, in applications where a write-protected peripheral is used in several contexts, e.g., interrupts, care should be taken so that either the interrupt can not happen while the main application or other interrupt levels manipulate the write-protection status, or when the interrupt handler needs to unprotect the peripheral, based on the current protection status, by reading WPSET.

#### 7.6.2 Register Description

Atomic 8-, 16- and 32-bit accesses are supported. In addition, the 8-bit quarters and 16-bit halves of a 32bit register, and the 8-bit halves of a 16-bit register can be accessed directly. Refer to the Product Mapping for PAC locations.

#### 7.6.2.1 PAC0 Register Description

Write Protect Clear

 Name:
 WPCLR

 Offset:
 0x00

 Reset:
 0x000000

 Property:

Bit	31	30	29	28	27	26	25	24
Access						-		
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
5.4			10	10				
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
<b>D</b> .1	_	0	_		0	0		<u> </u>
Bit	7	6	5	4	3	2	1	0
		EIC	RTC	WDT	GCLK	SYSCTRL	PM	
Access		R/W	R/W	R/W	R/W	R/W	R/W	
Reset		0	0	0	0	0	0	

#### Bit 6 – EIC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

#### Bit 5 – RTC

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 4 – WDT:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 1 – PM

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.


#### Write Protect Set

 Name:
 WPSET

 Offset:
 0x04

 Reset:
 0x000000

 Property:



# 32-bit ARM-Based Microcontrollers

Bit	15	14	13	12	11	10	9	8
Access								
Reset								
Bit	7	6	5	4	3	2	1	0
		EIC	RTC	WDT	GCLK	SYSCTRL	PM	
Access		R/W	R/W	R/W	R/W	R/W	R/W	
Reset		0	0	0	0	0	0	

### Bit 6 – EIC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description	
0	Write-protection is disabled.	
1	Write-protection is enabled.	

#### Bit 5 – RTC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 4 – WDT:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 3 – GCLK

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Va	alue	Description
0		Write-protection is disabled.
1		Write-protection is enabled.

#### Bit 2 – SYSCTRL

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 1 – PM

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### 7.6.2.2 PAC1 Register Description

Write Protect Clear

Name:	WPCLR
Offset:	0x00
Reset:	0x000002
<b>Property:</b>	_

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access								
Reset								
5.1	-	0	_		0	0	1	0
Bit	7	6	5	4	3	2	1	0
		MTB			PORT	NVMCTRL	DSU	
Access		R/W			R/W	R/W	R/W	
Reset		0			0	0	1	

#### Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 3 – PORT

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Valu	e Description	
0	Write-protection is disabled	
1	Write-protection is enabled.	

#### Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Write Protect Set

Name:	WPSET			
Offset:	0x04			
Reset:	0x000002			
Property: –				

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
Access								
Reset								
Bit	15	14	13	12	11	10	9	8
Access						-		
Reset								
Bit	7	6	5	4	3	2	1	0
		MTB			PORT	NVMCTRL	DSU	
Access		R/W			R/W	R/W	R/W	
Reset		0			0	0	1	

#### Bit 6 – MTB

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 3 – PORT

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 2 – NVMCTRL

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 1 – DSU

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### 7.6.2.3 PAC2 Register Description


Write Protect Clear

 Name:
 WPCLR

 Offset:
 0x00

 Reset:
 0x00800000

 Property:
 –



# 32-bit ARM-Based Microcontrollers

Bit	15	14	13	12	11	10	9	8
	TC7	TC4	TC5	TC4	TC3	TCC2	TCC1	TCC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
							EVSYS	
Access							R/W	
Reset							0	

#### Bit 18 – DAC:

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

	/alue	Description
0	)	Write-protection is disabled.
-	1	Write-protection is enabled.

#### Bit 17 – AC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bits 11, 12, 13, 14, 15 - TC3, TC4, TC5, TC4, TC7

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bits 8, 9, 10 – TCCn

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bits 0:1, 2:3, 4:5, 6:7, 8:9, 10:11 – SERCOMn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

Write Protect Set

Name:	WPSET	
Offset:	0x04	
Reset:	0x0080000	
Property: –		

Bit	31	30	29	28	27	26	25	24
Access								
Reset								
Bit	23	22	21	20	19	18	17	16
						DAC	AC	ADC
Access						R/W	R/W	R/W
Reset						0	0	0
Bit	15	14	13	12	11	10	9	8
	TC7	TC6	TC5	TC4	TC3	TCC2	TCC1	TCC0
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0
Bit	7	6	5	4	3	2	1	0
ĺ	SERCOM5	SERCOM4	SERCOM3	SERCOM2	SERCOM1	SERCOM0	EVSYS	
Access	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	

#### Bit 18 – DAC:

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 17 – AC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 16 – ADC

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bits 11, 12, 13, 14, 15 – TC3, TC4, TC5, TC6, TC7

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

	Value	Description
(	)	Write-protection is disabled.
	1	Write-protection is enabled.

#### Bits 8, 9, 10 – TCCn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bits 2, 3, 4, 5, 6, 7 – SERCOMn

Writing a zero to these bits has no effect.

Writing a one to these bits will clear the Write Protect bit for the corresponding peripherals.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

#### Bit 1 – EVSYS

Writing a zero to these bits has no effect.

Value	Description
0	Write-protection is disabled.
1	Write-protection is enabled.

# 8. Packaging Information

### 8.1 Thermal Considerations

#### **Related Links**

**Junction Temperature** 

#### 8.1.1 Thermal Resistance Data

The following Table summarizes the thermal resistance data depending on the package.

#### Table 8-1. Thermal Resistance Data

Package Type	θ <sub>JA</sub>	θ <sub>JC</sub>
32-pin TQFP	64.7°C/W	23.1°C/W
32-pin QFN	40.9°C/W	15.2°C/W
48-pin QFN	32.0°C/W	10.9°C/W

#### 8.1.2 Junction Temperature

The average chip-junction temperature,  $T_J$ , in °C can be obtained from the following:

1.  $T_J = T_A + (P_D \times \theta_{JA})$ 

2. 
$$T_J = T_A + (P_D \times (\theta_{HEATSINK} + \theta_{JC}))$$

where:

- $\theta_{JA}$  = Package thermal resistance, Junction-to-ambient (°C/W), see Thermal Resistance Data
- $\theta_{JC}$  = Package thermal resistance, Junction-to-case thermal resistance (°C/W), see Thermal Resistance Data
- θ<sub>HEATSINK</sub> = Thermal resistance (°C/W) specification of the external cooling device
- P<sub>D</sub> = Device power consumption (W)
- T<sub>A</sub> = Ambient temperature (°C)


From the first equation, the user can derive the estimated lifetime of the chip and decide if a cooling device is necessary or not. If a cooling device is to be fitted on the chip, the second equation should be used to compute the resulting average chip-junction temperature  $T_J$  in °C.

#### Related Links

**Thermal Considerations** 

### 8.2 Package Drawings

#### 8.2.1 48 pin QFN



Note: The exposed die attach pad is not connected electrically inside the device.

#### Table 8-2. Device and Package Maximum Weight

140

mg

Table 8-3. Package Characteristics				
Moisture Sensitivity Level	MSL3			
Table 8-4. Package Reference				
JEDEC Drawing Reference	MO-220			

#### 8.2.2 32 pin TQFP





Table 8-5.	Device and Package Maximum Weight	
------------	-----------------------------------	--

100	mg		
Table 8-6. Package Charateristics			
Moisture Sensitivity Level	MSL3		
Table 8-7. Package Reference			
Table 8-7. Package Reference			
Table 8-7. Package Reference           JEDEC Drawing Reference	MS-026		

#### 8.2.3 32 pin QFN



#### Table 8-8. Device and Package Maximum Weight

90	mg

#### Table 8-9. Package Characteristics

Moisture Sensitivity Level	MSL3
----------------------------	------

#### Table 8-10. Package Reference

JEDEC Drawing Reference	MO-220
JESD97 Classification	E3

### 8.3 Soldering Profile

The following table gives the recommended soldering profile from J-STD-20.

#### Table 8-11.

Profile Feature	Green Package
Average Ramp-up Rate (217°C to peak)	3°C/s max.
Preheat Temperature 175°C ±25°C	150-200°C
Time Maintained Above 217°C	60-150s
Time within 5°C of Actual Peak Temperature	30s
Peak Temperature Range	260°C
Ramp-down Rate	6°C/s max.
Time 25°C to Peak Temperature	8 minutes max.

A maximum of three reflow passes is allowed per component.

# The Microchip Web Site

Microchip provides online support via our web site at http://www.microchip.com/. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# **Customer Change Notification Service**

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at http://www.microchip.com/. Under "Design Support", click on "Customer Change Notification" and follow the registration instructions.

# **Customer Support**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support


Customers should contact their distributor, representative or Field Application Engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://www.microchip.com/support

Related Links Worldwide Sales and Service

## **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



L = Pinout optimized for analog and PWM

#### Note:

- 1. Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- 2. Small form-factor packaging options may be available. Please check http://www.microchip.com/ packaging for small-form factor package availability, or contact your local Sales Office.

## Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet. •
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

## Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR

WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

## Trademarks

The Microchip name and logo, the Microchip logo, AnyRate, AVR, AVR logo, AVR Freaks, BeaconThings, BitCloud, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, Heldo, JukeBlox, KeeLoq, KeeLoq logo, Kleer, LANCheck, LINK MD, maXStylus, maXTouch, MediaLB, megaAVR, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, Prochip Designer, QTouch, RightTouch, SAM-BA, SpyNIC, SST, SST Logo, SuperFlash, tinyAVR, UNI/O, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

ClockWorks, The Embedded Control Solutions Company, EtherSynch, Hyper Speed Control, HyperLight Load, IntelliMOS, mTouch, Precision Edge, and Quiet-Wire are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BodyCom, chipKIT, chipKIT logo, CodeGuard, CryptoAuthentication, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet Iogo, Mindi, MiWi, motorBench, MPASM, MPF, MPLAB Certified Iogo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PureSilicon, QMatrix, RightTouch Iogo, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

Silicon Storage Technology is a registered trademark of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

<sup>©</sup> 2017, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-1349-3

# **Quality Management System Certified by DNV**

### ISO/TS 16949

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC<sup>®</sup> MCUs and dsPIC<sup>®</sup> DSCs, KEELOQ<sup>®</sup> code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Asia Pacific Office	China - Xiamen	Austria - Wels
2355 West Chandler Blvd.	Suites 3707-14, 37th Floor	Tel: 86-592-2388138	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	Tower 6, The Gateway	Fax: 86-592-2388130	Fax: 43-7242-2244-393
Tel: 480-792-7200	Harbour City, Kowloon	China - Zhuhai	Denmark - Copenhagen
Fax: 480-792-7277	Hong Kong	Tel: 86-756-3210040	Tel: 45-4450-2828
Technical Support:	Tel: 852-2943-5100	Fax: 86-756-3210049	Fax: 45-4485-2829
http://www.microchip.com/	Fax: 852-2401-3431	India - Bangalore	Finland - Espoo
support	Australia - Sydney	Tel: 91-80-3090-4444	Tel: 358-9-4520-820
Web Address:	Tel: 61-2-9868-6733	Fax: 91-80-3090-4123	France - Paris
www.microchip.com	Fax: 61-2-9868-6755	India - New Delhi	Tel: 33-1-69-53-63-20
Atlanta	China - Beijing	Tel: 91-11-4160-8631	Fax: 33-1-69-30-90-79
Duluth, GA	Tel: 86-10-8569-7000	Fax: 91-11-4160-8632	France - Saint Cloud
Tel: 678-957-9614	Fax: 86-10-8528-2104	India - Pune	Tel: 33-1-30-60-70-00
Fax: 678-957-1455	China - Chengdu	Tel: 91-20-3019-1500	Germany - Garching
Austin, TX	Tel: 86-28-8665-5511	Japan - Osaka	Tel: 49-8931-9700
Tel: 512-257-3370	Fax: 86-28-8665-7889	Tel: 81-6-6152-7160	Germany - Haan
Boston	China - Chongqing	Fax: 81-6-6152-9310	Tel: 49-2129-3766400
Westborough, MA	Tel: 86-23-8980-9588	Japan - Tokyo	Germany - Heilbronn
Tel: 774-760-0087	Fax: 86-23-8980-9500	Tel: 81-3-6880- 3770	Tel: 49-7131-67-3636
Fax: 774-760-0088	China - Dongguan	Fax: 81-3-6880-3771	Germany - Karlsruhe
Chicago	Tel: 86-769-8702-9880	Korea - Daegu	Tel: 49-721-625370
Itasca, IL	China - Guangzhou	Tel: 82-53-744-4301	Germany - Munich
Tel: 630-285-0071	Tel: 86-20-8755-8029	Fax: 82-53-744-4302	Tel: 49-89-627-144-0
Fax: 630-285-0075	China - Hangzhou	Korea - Seoul	Fax: 49-89-627-144-44
Dallas	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Rosenheim
Addison, TX	Fax: 86-571-8792-8116	Fax: 82-2-558-5932 or	Tel: 49-8031-354-560
Tel: 972-818-7423	China - Hong Kong SAR	82-2-558-5934	Israel - Ra'anana
Fax: 972-818-2924	Tel: 852-2943-5100	Malaysia - Kuala Lumpur	Tel: 972-9-744-7705
Detroit	Fax: 852-2401-3431	Tel: 60-3-6201-9857	Italy - Milan
Novi, MI	China - Nanjing	Fax: 60-3-6201-9859	Tel: 39-0331-742611
Tel: 248-848-4000	Tel: 86-25-8473-2460	Malaysia - Penang	Fax: 39-0331-466781
Houston, TX	Fax: 86-25-8473-2470	Tel: 60-4-227-8870	Italy - Padova
Tel: 281-894-5983	China - Qingdao	Fax: 60-4-227-4068	Tel: 39-049-7625286
Indianapolis	Tel: 86-532-8502-7355	Philippines - Manila	Netherlands - Drunen
Noblesville, IN	Fax: 86-532-8502-7205	Tel: 63-2-634-9065	Tel: 31-416-690399
Tel: 317-773-8323	China - Shanghai	Fax: 63-2-634-9069	Fax: 31-416-690340
Fax: 317-773-5453	Tel: 86-21-3326-8000	Singapore	Norway - Trondheim
Tel: 317-536-2380	Fax: 86-21-3326-8021	Tel: 65-6334-8870	Tel: 47-7288-4388
Los Angeles	China - Shenyang	Fax: 65-6334-8850	Poland - Warsaw
Mission Viejo, CA	Tel: 86-24-2334-2829	Taiwan - Hsin Chu	Tel: 48-22-3325737
Tel: 949-462-9523	Fax: 86-24-2334-2393	Tel: 886-3-5778-366	Romania - Bucharest
Fax: 949-462-9608	China - Shenzhen	Fax: 886-3-5770-955	Tel: 40-21-407-87-50
Tel: 951-273-7800	Tel: 86-755-8864-2200	Taiwan - Kaohsiung	Spain - Madrid
Raleigh, NC	Fax: 86-755-8203-1760	Tel: 886-7-213-7830	Tel: 34-91-708-08-90
Tel: 919-844-7510	China - Wuhan	Taiwan - Taipei	Fax: 34-91-708-08-91
New York, NY	Tel: 86-27-5980-5300	Tel: 886-2-2508-8600	Sweden - Gothenberg
Tel: 631-435-6000	Fax: 86-27-5980-5118	Fax: 886-2-2508-0102	Tel: 46-31-704-60-40
San Jose, CA	China - Xian	Thailand - Bangkok	Sweden - Stockholm
Tel: 408-735-9110	Tel: 86-29-8833-7252	Tel: 66-2-694-1351	Tel: 46-8-5090-4654
Tel: 408-436-4270	Fax: 86-29-8833-7256	Fax: 66-2-694-1350	UK - Wokingham
Canada - Toronto	1 ux. 00 20 0000-1200	1 42. 00 2 007-1000	Tel: 44-118-921-5800
Tel: 905-695-1980			Fax: 44-118-921-5820
Fax: 905-695-2078			1 0. 77 110 021-0020